State assignment for initializable synthesis (gate level analysis) | IEEE Conference Publication | IEEE Xplore