POSET timing and its application to the synthesis and verification of gate-level timed circuits | IEEE Journals & Magazine | IEEE Xplore