An efficient VLSI architecture parallel prefix counting with domino logic | IEEE Conference Publication | IEEE Xplore