A 576k 3.5-ns access BiCMOS ECL static ram with array built-in self test

An experimental 576kBiCMOS ECL-compatible SRAM which achieves 3.5-ns access and cycle is presented. The SRAM is fully self-testanle using less than 1kon-chip logic to assist characterization, wafer test, and package test.