Model order reduction of large circuits using balanced truncation | IEEE Conference Publication | IEEE Xplore