Formal design verification for correctness of pipelined microprocessors with out-of-order instruction execution | IEEE Conference Publication | IEEE Xplore