Implementation of a DC compact model for double-gate Tunnel-FET based on 2D calculations and application in circuit simulation

This paper introduces a two-dimensional physics-based compact model for a double-gate (DG) Tunnel-FET (TFET) implemented in Verilog-A. The compact model is derived from an analytical model published in [1], [2], [3]. TCAD Sentaurus simulation data as well as measurement data are used to verify and show the flexibility of the modeling approach. Advantages and limitations of the compact model are analyzed and discussed. In order to demonstrate the numerical stability of the model, a basic circuit in form of a single stage inverter is simulated using complementary Tunnel-FET logic. The results of this circuit simulation are compared to measurements on fabricated inverters and are in good agreement.