A mixed technology gate array with ECL and BiMOS logic on a single chip | IEEE Conference Publication | IEEE Xplore