Memory Latency Effects in Decoupled Architectures with a Single Data Memory Module | IEEE Conference Publication | IEEE Xplore