Multi-valued logic synthesis | IEEE Conference Publication | IEEE Xplore