Compact two-pattern test set generation for combinational and full scan circuits | IEEE Conference Publication | IEEE Xplore