FakeFault: a silicon debug software tool for microprocessor embedded memory arrays

This paper presents a simple but elegant approach to effectively automate the time-consuming silicon debug procedure for microprocessor embedded memory arrays that allow no direct test modes, based on sequential ATPG with built-in design-for-debug methodology.