Coupling reverse engineering and SAT to tackle NP-complete arithmetic circuitry verification in ∼O(# of gates) | IEEE Conference Publication | IEEE Xplore