Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processes | IEEE Journals & Magazine | IEEE Xplore