Transient and crosstalk analysis of interconnection lines for single level integrated packaging modules

This paper investigates the geometric requirements and performance of interconnect lines which is utilized for single level hierarchy integration modules. It is found that high data rates with good signal integrity can be carried from chip to chip using optimized geometries.