Modeling of free space holographic optical link for board level interconnect

We describe a systematic approach for high/low-level modeling of packaging of free space holographic optical links, which are used to fully interconnect several groups of electronic chips (e.g. processors, memory chips) on a PCB.