Fast circuit simulator for transient analysis of CDM ESD

The run-time for circuit-level CDM ESD simulation can be prohibitively long. By leveraging the specific properties of the problem formulation, run-time can be reduced without compromising accuracy. A reduced run-time is obtained by using cluster computing, and additional speed-up is achieved using specialized device models and a customized simulation engine.