Approaches to statistical circuit analysis for deep sub-micron technologies

Difficulties of statistical circuit analysis for deep submicron CMOS technologies are discussed. The complex patterns of variation in device parameters observed make previously used methods invalid. An approach that couples the extracted SPICE parameter sets with their physical locations is advocated as an alternative.