Chip-level and package-level thermal constraints in power semiconductor switch modules | IEEE Conference Publication | IEEE Xplore