A 723-MHz 17.2-mW CMOS programmable counter

A high-speed complementary metal-oxide-semiconductor (CMOS) programmable divide-by-N frequency divider was proposed. Using a new end-of-count (EOC) detecting and reloading algorithm, the reloading delay is distributed over three clock cycles, which increases the operating frequency. The simulated operating frequency of the new counter is 581 MHz, which is 2.2 times higher than that of a conventional programmable counter. The new programmable counter was implemented in a 0.8-/spl mu/m CMOS technology. The active die area is 480/spl times/100 /spl mu/m. The counter was measured to operate at 723 MHz with 5 V power supply and dissipates 17.12 mW.