On-chip bus structure for custom core logic designs | IEEE Conference Publication | IEEE Xplore