An implementation scheme for a Viterbi decoder

This paper presents a proposed scheme for the implementation of a Viterbi decoder. The implementation process is based upon a trace back algorithm for memory management. Computer simulation of the proposed implementation has been carried out for decoding convolutionally coded messages with constraint length k=3 and rate r=1/2 using the Craftsman Xilinx package. Encouraging results were obtained.