Planning Massive Interconnects in 3-D Chips | IEEE Journals & Magazine | IEEE Xplore