Scalability and Operating Voltage of Gate / N- Overlap LDD in Sub-half-micron Regime

With the scaling down of device dimensions, the gate length shrunk down to the range of sub-half-micron, and the use of a thin gate oxide with a thickness less than 10 nm has become common in MOS technology.