High performance gate drive circuit of high voltage IPMs (HVIPMs)

This paper deals with a gate drive circuit of HVIPMs that is suitable for a snubberless inverter system. The proposed gate drive circuit changes the gate resistance in the middle of switching operation to reduce the variation ratio of collector current which causes the surge voltage. The simulation results and experimental results show that the surge voltage can be reduced without considerably increasing the switching loss.