Design trade-offs in SHA-3 multi-message hashing on FPGAs | IEEE Conference Publication | IEEE Xplore