Constrained interpolation for guided logic synthesis | IEEE Conference Publication | IEEE Xplore