A many-core hardware acceleration platform for short read mapping problem using distributed memory interface with 3D-stacked architecture | IEEE Conference Publication | IEEE Xplore