A perfect process compatible 2.49 /spl mu/m/sup 2/ embedded SRAM cell technology for 0.13 /spl mu/m-generation CMOS logic LSIs | IEEE Conference Publication | IEEE Xplore