10-ns row cycle DRAM using temporal data storage buffer architecture | IEEE Conference Publication | IEEE Xplore