Chip scale packaging for memory devices | IEEE Conference Publication | IEEE Xplore