Novel Layout and Packaging for Lateral, Low-Resistance GaN-on-Si Power Transistors | VDE Conference Publication | IEEE Xplore