A 256/spl times/256 CMOS imaging array with wide dynamic range pixels and column-parallel digital output | IEEE Conference Publication | IEEE Xplore