A Shared Memory Parallel Algorithm for Logic Synthesis | IEEE Conference Publication | IEEE Xplore