A Massively Parallel, Micro-grained VLSI Architecture | IEEE Conference Publication | IEEE Xplore