An implicit method for hazard-free two-level logic minimization | IEEE Conference Publication | IEEE Xplore