Simultaneous Constrained Pin Assignment and Escape Routing Considering Differential Pairs for FPGA-PCB Co-Design | IEEE Journals & Magazine | IEEE Xplore