A defect-situation forecasting technology to optimize future DRAM-redundancy design | IEEE Conference Publication | IEEE Xplore