Parasitic characteristics of BGA packages

With the rapid progress in CMOS VLSI technology, feature size has decreased dramatically from 0.5 to 0.25 /spl mu/m, while chip drivers have become faster with sub-ns transitions. Most modern ICs work with a low power supply voltage with a low logic swing, and have widened their data bus from 16 to 32 or even 64 bits. All of these factors push modern packages toward greater pin counts, smaller form factors, and better electrical performance. As packages convey signals between ICs and act as inductance and capacitance components (at certain operating frequencies), packages with lower parasitic effects thus have better electrical performance. For high speed multi-function ICs, ball grid array (BGA) packages have increased their market share and thus have severe parasitic effect requirements. Simulations and measurements of electrical parasitics are crucial studies in the development of BGA packages and package selection for advanced ICs. In this paper, four types of BGA package, including 2-layer PBGA (plastic BGA), TEPBGA (thermally and electrically enhanced PBGA), FCPBGA (flip chip PBGA) and 4-layer PBGA, have been studied. The TEPBGA includes a heat slug as ground plane. All of the BGA packages are based on organic BT substrates. The paper describes: (a) the electrical simulation technique for each package, where realistic signal paths were analyzed and modeled; (b) the measurement method for each package. The results are summarized in terms of capacitance and inductance for each package, and both simulation and measurement data are presented.