Formal verification of digital systems by automatic reduction of data paths | IEEE Journals & Magazine | IEEE Xplore