A Current-Density Centric Logical Effort Delay and Power Model for High-Speed CML Gates | IEEE Journals & Magazine | IEEE Xplore