Circuit clustering for delay minimization under area and pin constraints | IEEE Journals & Magazine | IEEE Xplore