Scalable, Pipelined, Cmos VLSI Content Addressable Memory Chips - Architecture And Implementation | IEEE Conference Publication | IEEE Xplore