Characterization of Multilayer Metal Gate Fuse in 28-nm CMOS Logic Technology | IEEE Journals & Magazine | IEEE Xplore