Analysis of noise margin of CMOS inverter in sub-threshold regime | IEEE Conference Publication | IEEE Xplore