Stacking of known good rebuilt wafers with Through Polymer Via based 3D interconnect application to high speed DDR3 | IEEE Conference Publication | IEEE Xplore