High voltage low side and high side power devices based on VLD technique

Based on PN junction isolation and VLD techniques, high voltage low side and high side power LDMOS transistors are presented. The solution is compatible with CMOS process and BiCMOS process, and the devices are analyzed and confirmed by simulation.