Instruction level analytic prediction of parallel CPU architecture performance | IEEE Conference Publication | IEEE Xplore