Cache memory design: An evolving art: Designers are looking to line size, degree of associativity, and virtual addresses as important parameters in speeding up the operation | IEEE Journals & Magazine | IEEE Xplore