Test generation for primitive path delay faults in combinational circuits | IEEE Conference Publication | IEEE Xplore